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A B S T R A C T
Low complexity and reconﬁgurability are the key features in emerging communication applications in
order to support multi-standards and operation modes. To obtain these features, an eﬃcient implemen-
tation of ﬁnite impulse response (FIR) ﬁlter, with Variable Bandwidth and Fractional Delay, is proposed
in this paper. The reduction in the implementation complexity is achieved by converting the continu-
ous ﬁlter coeﬃcients to signed power of two (SPT) space. This may lead to performance degradation.
Hence, in this paper, Artiﬁcial Bee Colony (ABC) optimization is deployed for ﬁnding the near optimal
solution in the discrete space.
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Applications such as spectrum sharing radios and emerging com-
munication systems, which provide multi-modes, multi-standards
andmulti-services, require variable bandwidth ﬁlters [1–3]. In order
to support various operating modes variable fractional delay ﬁlters
are also considered. In the literature, design of some variable digital
ﬁlters are discussed in References 4–6.
In this paper, the design method proposed in Reference 4 is con-
sidered. The overall ﬁlter structure is shown in Fig. 1. The impulse
response is a two-dimensional polynomial in the bandwidth and
fractional delay parameters. In this structure, the overall transfer
function is a weighted linear combination of ﬁxed linear-phase FIR
subﬁlters cascaded with pre-designed farrow structure based vari-
able fractional delay. Variability is achieved by few adjustable
parameters determined for the bandwidth and delay require-
ments. By utilizing the Farrow structures, the impulse response of
the ﬁlter based on polynomial realization supports the oﬄine design
of ﬁxed FIR subﬁlters and simple online update of variable multi-
pliers. Thus, updating is simple and is reported to have signiﬁcant
savings in the number of multiplications and additions compared
to the previous polynomial based realizations.
A further reduction in complexity is proposed in this paper to
represent the inﬁnite precision coeﬃcients of the ﬁlters by ﬁnite* Corresponding author. Tel.: +919895465581.
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2016precision in the SPT space, by making use of the Canonic Sign Digit
(CSD) representation of the ﬁlter coeﬃcients. There are various
methods for minimizing coeﬃcient complexity in literature. Coef-
ﬁcient complexity reduction includes reducing the coeﬃcient word
length and coeﬃcient representation using a limited number of
signed power-of-two (SPT) terms. Signed power-of-two represen-
tation uses three-valued digits instead of binary digits, 0, 1 and −1.
Canonic signed digit (CSD) is the special case of signed-digit power-
of-two, with minimal number of non-zero digits. CSD has minimal
number of non-zeros. The multiplier components consume major
power and area of a ﬁlter, and thus these are replaced by shifters
and adders. This may result in the performance degradation of the
ﬁlter response. Hence, suitable optimization algorithms are needed
to improve the performances of the ﬁlter [7–10]. Since the search
space contains integers, the classical gradient-based optimization
algorithms cannot be used [11]. In this paper, ABC optimization al-
gorithm is used because it is reported that ABC algorithms are
especially useful for ﬁnding near optimal solutions in multi-
modal and multi-dimensional objective problems and can be tailor
made to suit the problem considered [7,9,12]. Multiplier-less design
of FIR ﬁlter with variable bandwidth and variable delay with the
coeﬃcients synthesized in the CSD form using modiﬁed meta-
heuristic algorithm is hitherto not reported in the literature.
The paper is organized as follows. Section 2 gives an overview
of variable digital ﬁlters. Section 3 gives a brief introduction of CSD
representation and ABC algorithm. Section 4 gives the design of vari-
able digital ﬁlter using ABC optimization. The design example and
discussion on results are given in Section 5 and Section 6 respec-
tively. Section 7 concludes the paper.rg/licenses/by-nc-nd/4.0/).
2. Review of variable digital ﬁlters
The desired frequency response of FIR ﬁlters with simultane-
ously variable bandwidth and fractional delay, D j T b dH ω , ,( ) is given
by Reference 4. It is based on Farrow structure [13], which is widely
used as variable fractional delay ﬁlters. Applications of this struc-
ture are detailed in Reference 14.
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Here, d and b are adjustable fractional delay and adjustable band-
width parameters, respectively, d ∈ −[ ]1 2 1 2, and b b bl u∈[ ], , where
bu, and bl respectively are the upper and lower bounds of the ad-
justable bandwidth parameter b. For each pair of values of b and
d, the variable ﬁlter corresponds to a lowpass ﬁlter with a fraction-
al delay of NH/2 + d in the passband, where NH is the order of the
ﬁlter. This desired function can be approximated using a transfer
function H(z, b, d) in a cascade form [4] of order NH = NF + NG, given
by,
H z b d F z b G z d, , , ,( ) = ( ) ( ) (2)
where, F(z, b) is a variable bandwidth ﬁlter given by Eq. (3), which
approximates the desired frequency response in Eq. (4), and
b b bl u0 2= +( ) . Similarly, G(z, d) is a variable delay ﬁlter given by
Eq. (5), which approximates the desired frequency response in Eq.
(6).
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where NF and NG are the orders of sub-ﬁlters Fp(z) and Gk(z) respec-
tively. The variable ﬁlter structure [4] is shown in Fig. 1 The ﬁlters
Fp(z) and Gk(z) are ﬁxed and are chosen to be linear phase FIR ﬁlters.
The ﬁlters G(z, d) are chosen to have farrow structure and the re-
alization is shown in Fig. 2. The transfer function of the variable
digital ﬁlter is given by
H z b d F z G z d b bp
p
p
P
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The modulus of error between the desired and approximated
transfer function is given by
E z b d H z b d D z b dH, , , , , ,( ) = ( ) − ( ) (8)
Hence, the design problem is reduced to the non-linear optimi-
zation problem, which has to minimize the complex error function
E z w d, ,( ) ≤ δ in the region ω πT b b= −[ ]∪ +[ ]0, ,Δ Δ [4]. If the tar-
geted approximation error δe is given, then the subﬁlter orders NF
and NG are estimated as in Eq. (9) and then rounded to the nearest
even integers [4].
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After ﬁnding an approximate order of subﬁlters in F(z) and G(z)
from Eq. (9), the number of subﬁlters for each is to be deter-
mined. This is done by separately designing the VBW ﬁlter F(z, b)
and the VFD ﬁlter G(z, d) to approximate the functions in Eqs. (4)
and (6) respectively with allowable error δe. Finally, to ﬁnd the exact
subﬁlter order, at each combination of NF and NG close to the ap-
proximated values, VBW and VFD ﬁlters are designed usingminimax
algorithm. Johansson and Eghbali [4] designs the ﬁlter coeﬃcients
using minimax algorithm such that it approximates the ideal ﬁlter
responsewithminimum error. The proposedmethod optimizes error
as well as implementation complexity. This is achieved by con-
straining coeﬃcients to be in canonic signed digit (CSD) space. This
enables the ﬁlter to be implemented without multipliers and only
using adders. Minimum possible number of adders, without com-
promising the passband and stopband characteristics, is selected by
means of optimization (using an evolutionary algorithm – Artiﬁ-
cial Bee Colony algorithm (ABC)).
3. Overview of CSD and ABC algorithm
The approximation of the inﬁnite precision multiplier coeﬃ-
cients of the variable digital ﬁlter into the SPT number
representations will give us great advantage in the reduction of the
hardware complexity. In this paper, canonic signed digit represen-
tation is used. It is a special case of the signed power of two
representation system [7,15].
3.1. Canonic signed digit representation
The CSD representation uses a digit set that is ternary and each
digit may be either −1, 0, or +l. Adjacent CSD digits are never both
non-zero, i.e., b bi i− ∗ =1 0 . This property implies that for an n-bit
number, there are at most n/2 non-zero digits. Any inﬁnite preci-
sionmultiplier coeﬃcient c can be represented using the CSD format
as follows:
c bi R i
i
l
=
−
=
∑ 2
1
(10)
where l is the word length of the CSD number and integer R rep-
resents a radix point in the range 0 < R < L. Besides, bi ∈ −( )1 0 1, , .
Hence, by CSD representation, multipliers can be replaced by shifters
Fig. 1. The variable digital ﬁlter [4].
Fig. 2. The realization of G(z, d) [4].
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and adders. The number of partial product adders can be decided
by the number of non-zero bits in the ﬁlter coeﬃcient represen-
tation. Hence, reducing the number of non-zero bits in the ﬁlter
coeﬃcient representation will reduce the number of adders. CSD
is a unique representation for a given ﬁlter coeﬃcient, withminimum
number of non-zero bits.
3.1.1. Encoding variables in the CSD space
In this paper, 16 bit CSD representation is considered to repre-
sent a decimal number, 14 bits are used for the fractional part and
2 bits are used for the integer part. A look-up-table with four ﬁelds
is created, which contains index, CSD numbers, decimal equiva-
lent and the number of non-zero SPT terms. A typical entry of the
look-up-table is shown in Table 1.
Since the sub-ﬁlters are linear phase ﬁlters, only half of the sym-
metrical coeﬃcients of the sub-ﬁlters of F(z, b) and G(z, d) are needed
to be used. Then obtain the corresponding signed indexes on the
look-up-table locations for the CSD equivalents of the extracted ﬁlter
coeﬃcients. The signed indexes are concatenated together to form
an initial vector in the optimization problem.
3.2. ABC optimization
In Reference 16, the ABC algorithm is proved as an eﬃcient op-
timization algorithm for ﬁnding out the potential solution for a
multidimensional, multi-modal optimization problem. The food
source represents the possible solution to the problem and the nectar
quantity determines its ﬁtness value. In ABC algorithm, the colony
of artiﬁcial bees contains three categories of bees: employed bees,
onlooker bees and scout bees. Employed bees ﬁnd a food source
within the neighborhood of the food source in their memory and
determine the nectar quality. If a food source with a higher nectar
amount is found, the employed bees memorize the new position
of the food source and forget the old food source position, else the
old food source position is retained. Employed bees share their in-
formation with the onlooker bees. An onlooker bee will wait in the
dance area for making the decision to choose a food source based
on the nectar amount. The food source containing the high nectar
will have higher probability to get more number of onlooker bees.
An employed bee whose food source has been abandoned becomes
a scout and it will search randomly for a new food source.
4. Design of variable digital ﬁlter using ABC optimization
The rounding-off of the inﬁnite precision coeﬃcients of the sub-
ﬁlters F(z, b) and G(z, d) with restricted SPT terms will degrade the
performances [17–19]. Hence, the main objective of the optimiza-
tion problem is to minimize the error of approximation, deﬁned in
the frequency domain as follows
E X D H XH c( ) = ( ) − ( )ω ω, (11)
where Hc is response of the variable digital ﬁlter whose sub-ﬁlter
coeﬃcients are in SPT terms and X represents an optimized vector
encoded in the CSD space.
In order to reduce the number of non-zero SPT terms in the CSD
space, an additional constraint has to be imposed on the objective
function. If A(X) represents the average number of nonzero SPT
coeﬃcients and Ab indicates the upper bound of A(X), then the ob-
jective function is deﬁned as follows
O X E X Z X( ) = ( ) + ( )α α1 2 (12)
where Z X max A X Ab( ) = ( ) −( )0, , α1 and α2 are the correspond-
ing weights for E(X) and Z(X) respectively. The weights of the
objective function in Eq. (12) are positive weighting coeﬃcients and
are selected considering the relative importance of each term in the
optimization problem, by means of trial and error to meet the re-
quired ﬁlter speciﬁcations and minimum number of non-zero
coeﬃcients. The various phases involved in the ABC algorithm to
minimize the objective function, are given below [7]. An illustra-
tion of the algorithm using ﬂow chart is given in Fig. 3.
4.1. Initialization of food source
The CSD coeﬃcients of the ﬁxed subﬁlters in the variable digital
ﬁlter are concatenated to generate the initial food source. Since all
the subﬁlters Fp(z) and Gk(z) have linear phase, only half the number
of coeﬃcients need to be considered. The other food sources are
generated by randomly perturbating the initial food source. In order
to beginwith awider search space, the initial number of food sources
is selected to be an integermultiple of the number of employed bees.
4.2. Prioritized enlisting of food source
The ﬁtness values of the initial food sources are evaluated and
the food sources with a high ﬁtness value are passed on to the next
phase. The number of these prioritized food sources is taken as the
same as the number of employed bees.
4.3. Employed bee phase
Employed bees search for a new food source within the neigh-
borhood position of the food source in the memory and evaluate
their ﬁtness value. The new food source in the neighborhood of the
ith food source can be obtained by changing the randomly selected
jth parameter value in the ith food source as in the equation given
below
x x x xt
ij
t
ij
t
ij
t
kj
+ = + −( )⎢⎣ ⎥⎦1 f (13)
where xt
ij is the jth parameter of the ith food source, xt
ij
+1 is the j
th
parameter of the new food source at the neighborhood of the ith food
source, ϕ is a random value in the range [−1, 1], and j D∈ …[ ]1 2, , ,
and k D∈ …[ ]1 2, , , are randomly chosen indexes. D is the dimen-
sion of the food source. Φ is randomly selected in the range [−1 1].
The random value taken in each iteration of the optimization al-
gorithm is used to decide a new set of possible solutions for the
ABC evolutionary algorithm. In order to prevent the new food source
from crossing the boundaries of the look-up-table, the steps given
below are to be followed.
if thenx v x vt
ij
lb t
ij
lb+ +< =1 1,
if thenx v x vt
ij
ub t
ij
ub+ +> =1 1,
where v lb and vub are the lower and upper bounds, respectively,
of a parameter in a food source. If the new food source has higher
ﬁtness value than the old food source, then the old food source is
replaced by the new food source in the memory.
4.4. Onlooker bee phase
Onlooker bees evaluate the ﬁtness value of the food source based
on the information shared by the employed bees and then they select
Table 1
A typical entry of the look-up-table.
Index CSD representation Decimal equivalent Number of SPT terms
7726 001000-10010-10-101 0.4715 6
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the food source based on probability. The food source that con-
tains high nectar amount will have higher probability to get more
number of onlooker bees than the food source with lower nectar
amount. The onlooker bees alsomodify the solution in their memory
similar to the procedure followed by the employed bees.
4.5. Scout bee phase
This phase helps to carry out the random search. If there is no
improvement in the ﬁtness values after a ﬁxed number of itera-
tions, then that food source is abandoned. The scout bees will search
randomly for a new food source. In this search process, the scout
bees memorize the food source having the best ﬁtness value among
the entire randomly selected food sources.
4.6. Termination phase
The phases from 4.1 to 4.5 are repeated until the approxima-
tion error becomes less than the tolerance value speciﬁed or up to
a predetermined number of iterations. After the termination, the
solution vector having the best ﬁtness value is taken and the CSD
digits are decoded to obtain the optimum ﬁlter coeﬃcients.
When the ternary encoding is used, dimension of the optimi-
zation problem is large. Also, restoration algorithms [12] are needed
to bring the non-canonical bit strings resulting from various op-
erations into the CSD format. From the practical point of view, the
traditional approach to generate the CSD representation uses look-
up table.
5. Design example
In this design example the speciﬁcations are as follows:
b bl u= =0 22 0 54. , .π π , Δ = =0 12 0 01. , .π δ . The method in Section 2
is followed by initially choosing an approximate order using Eq. (9).
The ﬁnal values of P, K, NF and NG are arrived at by means of
minimax optimization techniques. For this example, these values
are found as, P = 4, K = 3, NF=26 and NG = 6. For comparison purpose,
the same speciﬁcations given in example 1 in Reference 4 are chosen
here. Further b has 11 values evenly distributed between bl and bu
and with 6 values of d evenly distributed between 0 and 1/2.
The parameters used in the ABC algorithm are 50 number of em-
ployed bees and 50 number of onlooker bees, perturbation rate is
0.001, dimension of food source is 80, with weights α1 = 1 and
α2 0 0035= . . The running time for optimization is 1204 seconds ob-
tained for 500 maximum iterations. The modulus of the frequency
response and error for the ﬁlter with continuous coeﬃcients, CSD
rounded and ABC optimized coeﬃcients are shown in Figs. 4, 5 and
6 respectively.
Figs. 4–6 illustrate the performance of the ﬁlter with and without
multipliers in its implementation. The ﬁlter is initially designed for
the given speciﬁcation for variable bandwidth and variable frac-
tional delay using Farrow based subﬁlters by means of a simple
minimax optimization. This results in continuous coeﬃcient im-
plementation of the structure, which requires multipliers for its
realization. The frequency response of such a ﬁlter across all de-
signed bandwidths is shown in Fig. 4. It is given in two parts: ﬁrst
part being the magnitude response, showing stopband attenua-
tion clearly, and second is the zoomed version of the passband region,
showing the passband ripple to be 0.008 dB. The ﬁlter coeﬃcients
are thus designed and then rounded off to the nearest CSD repre-
sentation using a 16-bit predesigned CSD look up table. A sample
entry is shown in Table 1. This representation is a special case of
signed power of two and removes multipliers from the implemen-
tation. But the rounding off of the coeﬃcients degrades the ﬁlter
response as shown in Fig. 5, giving the passband ripple to be 0.015 dB.
The proposed ﬁlter is designed by optimizing the CSD rounded
Fig. 3. Flow diagram of ABC algorithm.
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coeﬃcients to have minimum non-zero terms as well as optimum
characteristics using ABC algorithm. The frequency response for this
is shown in Fig. 6, which has a passband ripple of 0.008 dB and is
achieved without multipliers in the design as seen in Table 2.
The performance and computational details of the ﬁxed sub-
ﬁlter coeﬃcients of F(z, b) and G(z, d) are given in Table 2.
Additionally 19 variable multipliers and 19 adders are required to
implement the structure in Figs. 1 and 2.
All simulations were done using MATLAB 7.10.0 on Intel Core2
Duo CPU operating at 3 GHz.
6. Result analysis
It can be observed from Fig. 4 that the results are very similar
to the results in Reference 4, where the ﬁlters are reported to result
in the least complexity when compared to earlier published results.
A 64% multiplications and 67% additions savings had been re-
ported in Reference 4 when compared to the previous polynomial
based realization [6].
In this paper, the coeﬃcients are represented in the CSD space.
But this is seen to degrade the performances as seen in Fig. 5. But
it has only adders and shifters, and no multipliers. This would have
reduced overall complexity, as suggested by their LUT utilization.
However, it is important to reduce hardware complexity without
degradation in the ﬁlter response. Thus, using optimization tech-
nique, it is ensured that all the ﬁlters with variable bandwidths and
fractional delay can be reconﬁgured from the structurewith the same
performance as that using continuous coeﬃcients, but with lower
number of LUTs. By deploying optimization techniques, the per-
formances can be improved. Here, conventional gradient-based
optimization cannot be used because the search space contains in-
tegers. Meta-heuristic Algorithms are reported to be good choices
Fig. 4. Modulus of the frequency response and error of the ﬁlter with continuous
coeﬃcients.
Table 2
Performance and computational details of sub-ﬁlter ﬁxed coeﬃcients.
Continuous
coeﬃcient
CSD rounded ABC
optimization
Max. passband ripple (dB) 0.0768 0.1605 0.08459
Min. stopband attenuation (dB) −41.0352 −34.9840 −40.5988
No. of ﬁxed multipliers 120 – –
No. of ﬁxed adders 210 210 210
No. of adders due to SPT terms – 234 351
Total adders 210 444 561
Table 3
Implementation complexity comparison of proposed method with References 4
and 6.
Design in
Reference 4
Design in
Reference 6
Proposed
method
Total multipliers 120 330 NIL
Total adders 210 630 561
Total LUTs 11 640 21 540 4488
Fig. 5. Modulus of the frequency response and error of the ﬁlter with CSD rounded
coeﬃcients.
Fig. 6. Modulus of the frequency response and error of the ﬁlter with ABC opti-
mized coeﬃcients.
Fig. 7. Group delay in passband for the ﬁlter with ABC optimized coeﬃcients.
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in such cases [9]. In this paper, the artiﬁcial bee colony algorithm
is used. This makes the performances very similar to the perfor-
mances in Reference 4 with continuous coeﬃcients as seen in Fig. 6
and Table 3. There are 11 adjustable bandwidth parameters, b, evenly
distributed between bl and bu. The group delay in the passband for
the ﬁlter with ABC optimized coeﬃcients is shown in Fig. 7. Since
in this paper, the same number of Farrow subﬁlters and order of
each subﬁlter are employed in the multiplier-less realization of the
example in Reference 4, the group delay remains the same as in Ref-
erence 4. This value is reported in Reference 4 to be smaller than
when the technique in Reference 6 is used. It can also be seen that
d has 6 values evenly distributed between 0 and 1/2. This results
in a totally multiplier-less implementation of the ﬁxed coeﬃ-
cients of the FIR ﬁlters with simultaneously variable bandwidth and
fractional delay. The implementation complexity of this work is com-
pared with References 4 and 6, and is given in Table 3.
However, the total number of adders is increased by 62% when
compared to Reference 4 and improved by 11% when compared to
Reference 6. But multipliers are the most expensive elements in the
implementation and hence this multiplier-less design will result in
very low implementation complexity power dissipation, chip area
and cost. By expressing the ﬁlter coeﬃcients in SPT space, the mul-
tiplication operation is replaced bymere shifting and addition, which
leads to lower power consumption and lower area during hard-
ware implementation. The same process is followed in Reference
20 to reduce the hardware implementation complexity of the vari-
able ﬁlter. In Reference 21, the coeﬃcients in SPT space is further
processed by means of common subexpression elimination (CSE)
to reduce the number of adders. The power consumption and chip
area for the entire ﬁlter structure can be explained in terms of
number of the look-up-table logic (LUT) used by the hardware on
a ﬁeld programmable gate array (FPGA). In case of an FPGA imple-
mentation, multipliers require a large number of look up tables
(LUTs). The more the number of LUTs, the more area is utilized for
routing and placement of the logic. Total LUT utilization for 120mul-
tipliers and 210 adders for the design in Reference 4 is 11 640 using
Xilinx Spartan 3E. Our proposed implementation uses only 4488
LUTs, even though the number of adders have increased. The number
of LUTs are provided in Table 3. Power consumption naturally de-
creases as area decreases. According to Reference 22, lower number
of multipliers leads to lower power consumption and lower total
cost. The exact factor of power reduction depends on the dynamic
events of the ﬁlter input and output signals, which further depends
on the application.
7. Conclusion
Amethod for the design and eﬃcient implementation of Farrow-
based digital ﬁlters with continuously variable bandwidth and
fractional delay is presented. Fixed subﬁlters designed using SPT co-
eﬃcients signiﬁcantly reduce the overhead multipliers in the
implementation. The optimal response of the ﬁlter is restored by
means of ABC optimization algorithm. Thus, the sub-ﬁlters F(z, b)
and G(z, d) are made totally multiplier-less, which will lead to the
reduction in the implementation complexity, power dissipation and
chip area. Multipliers are costly in terms of hardware implemen-
tation area. The current design is fully devoid of multipliers. This
design is reconﬁgurable and has low delay due to the Farrow
structure based design as in Reference 4. In addition to this, having
lower hardware implementation complexity (signiﬁcantly lower
number of LUTs) makes the design ideal for real time applica-
tions. Hence, in those applications such as systems that support
different wireless communication standards and different modes,
this design leads to lower complexity and added reconﬁgurability.
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